Structure of Trench MOSFET and Method for Manufacturing the same

ABSTRACT

A trench MOSFET with copper metal connections is disclosed. A substrate is provided with a plurality of trenches. A gate oxide layer is formed on the sidewalls and bottoms of the trenches. A conductive layer is filled in the trenches to be used as a gate of the MOSFET. A plurality of source and body regions are formed in an epi layer. An insulating layer is formed on the epi layer and formed with a plurality of metal contact holes therein for contacting respective source and body regions. A barrier metal layer is formed on the sidewalls and bottoms of the metal contact holes in direct contact with respective source and body regions. A metal contact layer is filled in the metal contact holes. A copper metal layer is formed on another barrier metal layer on the insulating layer connected to respective source regions through the metal contact layer to form metal connections of the MOSFET.

CROSS REFERENCE

This application claims the benefit of provisional application No. 60/885,070 filed on Jan. 16, 2007.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a trench MOSFET, and more particularly to a structure of a trench MOSFET with improved thermal conduction and a method for manufacturing the same.

2. Description of the Prior Art

In the structure of a trench Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) or vertical transistor, the gate of the transistor is formed in a trench on top of a substrate and the source/drain regions are formed on both sides of the gate. This type of vertical transistor allows high current to pass through and channel to be turned on/off at a low gate voltage.

Referring to FIG. 1, a cross-sectional diagram of the structure of a trench MOSFET is shown. An N-type doping epitaxial region 105 is provided on an N+ substrate 100. A plurality of trenches are formed in the region 105 that having lower doping concentration than the substrate 100. A gate oxide layer 115 and gates 130 are covered in the trenches. P-type doping regions (hereinafter call P-body) 110 are formed on both sides of the gates 130. N+ doping regions 125 are formed in the P-body 110 in active region used as the source regions of the transistor. Metal connections for the gates 130, P-body 110 and N+ doping regions 125 are formed from tungsten metal plugs 145 and barrier layers 140 in an insulating layer 135. Aluminum alloy metal layer 150 above the tungsten metal plug 145 is used as a second layer of metal connection. However, using aluminum alloy metal plug as the metal connections in the trench MOSFET may cause poor thermal conduction as the size of the transistor shrinks.

Prior arts (U.S. Pat. Nos. 6,462,376 and 6,888,196) have 2-dimensional source contact with tungsten plug which is connected with aluminum alloys as front metal. The metal system has thermal conduction issue when die size shrinks as a result of increasing cell density.

The present invention provides a new structure of trench MOSFET, which uses copper as front metal structure and has a better contact and thermal conduction than prior art.

SUMMARY OF THE INVENTION

This invention provides a trench Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) with copper metal connections which has about two times higher thermal and electrical conductivity than aluminum alloys. A substrate is provided with a plurality of trenches. A gate oxide layer is formed on the sidewalls and bottoms of the trenches. A conductive layer is filled in the trenches to be used as a gate of the MOSFET. A plurality of source and body regions are formed in the epi layer. An insulating layer is formed on the epi layer and formed with a plurality of metal contact holes therein for contacting respective source and body (means P-body) regions. A first barrier metal layer is formed on the sidewalls and bottoms of the metal contact holes in direct contact with respective source, drain and gate regions. A metal contact layer is filled in the metal contact holes. A second barrier metal layer is formed on the insulating layer. A copper metal layer is formed on the second barrier metal layer connected to respective source, drain and gate regions through the metal contact layer to form metal connections of the MOSFET.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein:

FIG. 1 is a cross-sectional diagram depicting a trench MOSFET using tungsten metal and aluminum metal as metal connections for the source/drain and gate regions of the MOSFET; and

FIGS. 2 to 10 are cross-sectional diagrams illustrating forming a trench MOSFET on a substrate in accordance with an embodiment of the present invention, wherein copper metal layer is used as metal connections for the source/drain and gate regions of the MOSFET.

DETAILED DESCRIPTION OF THE EMBODIMENTS

The present invention is described by the following specific embodiments. Those with ordinary skills in the arts can readily understand the other advantages and functions of the present invention after reading the disclosure of this specification. The present invention can also be implemented with different embodiments. Various details described in this specification can be modified based on different viewpoints and applications without departing from the scope of the present invention.

Referring to FIG. 2, an N+ doped substrate 200 having an N-type doping epi layer region 205 thereon is provided. Lithography and dry etching processes are performed to form a plurality of trenches 206 in the N-type epi layer 205. Then, a deposition or thermally grown process is performed to form a silicon oxide layer on the surface of the N-type doping region 205 and the trenches 206, which acts as a gate oxide layer 210 of a trench MOSFET. Prior to the gate oxide layer 210 is formed, a sacrificial oxide is grown and wet etched for removal silicon damage along the trench 206 surface induced by the dry trench etch.

Referring to FIG. 3, a doped polysilicon layer is formed on the gate oxide layer 210 and filled in the trenches 206 by a deposition process. Thereafter, doped polysilicon layer on the gate oxide layer 210 is removed by a dry etching process or a CMP (chemical-mechanical polishing process), forming a gate structure 215 of the trench MOSFET in the trench. Then, a mask (not shown in FIG. 3) is formed over the gate oxide layer 210 and the gate structure 215 by lithography. Then, P-body regions 220 are formed in the N-type doping region 205 by an ion implantation and diffusion processes. After that, another mask (not shown in FIG. 3) is formed so as to facilitate formation of N+ doping regions 225 in the P-body regions 220 by ion implantation and thermal diffusion processes. The N+ doping regions 225 are the source regions of the trench MOSFET (hereinafter call source).

Referring to FIG. 4, an insulating layer 230 is formed on the gate oxide layer 210 and the gate structure 215. This insulating layer 230 is a silicon dioxide layer formed by a deposition process. After the deposition of the insulating layer 230, a first mask 240 is formed on the surface of the insulating layer 230 by lithography. This first mask 240 defines the locations of metal contacts of the trench MOSFET. More particularly, the areas to be formed as metal contacts are exposed from the first mask 240.

Referring to FIG. 5, a dry etching process is performed by using the first mask 240 shown in FIG. 4 as the etching mask, such that metal contact holes 241 are formed in the insulating layer 230, the N+ source 225, the P-body regions 220, and the gate structure 215. Then, an ion implantation process is carried out to form P+ heavily-doped regions 221 at the bottom of the metal contact holes 241.

Referring to FIG. 6, a first barrier metal layer 255 is deposited in the metal contact holes 241 and on the surface of the insulating layer 230. Thereafter, a tungsten contact layer 237 is deposited by CVD (chemical vapor deposition) at the metal contact hole 241 shown in FIG. 5 and filled the metal contact holes 241, forming metal plugs, i.e. metal connections for the trench MOSFET. According to an embodiment of the present invention, the first barrier metal layer 255 is formed by depositing Ti metal then TiN material (hereinafter call Ti/TiN), or depositing Ta metal then TiN material (hereinafter call Ta/TiN). The tungsten contact layer 237 is formed by depositing tungsten metal. After tungsten metal plug 237 deposition to fill back the metal contact holes 241, the excess tungsten metal plug 237 and the first barrier metal layer 255, the parts being over the insulating layer 230, are removed by CMP process or dry etch to complete the formation of metal contacts 237 of the trench MOSFET.

Referring to FIG. 7, a silicon dioxide layer 245 is deposited on the tungsten metal plug 237, the first barrier metal layer 255 and the insulating layer 230, and a second mask 250 is defined on the silicon dioxide layer 245.

Referring to FIG. 8, a dry etching process is performed by using the metal mask 250 shown in FIG. 7 as the etching mask, such that separating part 246 are formed on the insulating layer 230.

Referring to FIG. 9, a second barrier metal layer 256, formed by Ta or Ta/TaN, is deposited on the tungsten contact layer 237, the first barrier metal layer 255, the insulating layer 230, and the separating part 246. Thereafter, at copper metal layer 260 is deposited on the second barrier metal layer 256.

Referring to FIG. 10, the excess separating part 246, second barrier metal layer 256, and copper metal layer 260 are removed by CMP process to complete the formation of metal connections of the trench MOSFET.

According to the manufacturing processes of a trench MOSFET shown in FIGS. 2 to 10, the first mask 240 and second mask 250 are used to define the locations and pattern of the metal contact holes 241 and metal connections, and then tungsten metal are filled back into the metal contact holes to form the metal connections. Instead of forming the metal connections using aluminum metal as in the prior arts, copper metal is used as the front metal layer of the trench MOSFET. The thermal conduction issue for the trench MOSFET is eliminated as transistor size is reduced, since copper metal has better thermal conductivity.

Although various embodiments are specifically illustrated and described herein, it will be appreciated that modifications and variations of the present invention are covered by the above teachings and are within the purview of the appended claims without departing from the spirit and intended scope of the invention. 

1. A trench Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET), comprising: a plurality of trenches (206) formed on top of an epi layer (205), wherein the epi layer (205) is formed on a heavily-doped substrate (200); a gate oxide layer (210) formed on the sidewalls and bottoms of the trenches (206); a conductive layer (215) filled in the trenches (206) to be used as a gate of the MOSFET; a plurality of source and body regions (225, 220) formed in the epi layer (205); an insulating layer (230) deposited on the epi layer (205) formed with a plurality of metal contact holes (241) therein; a metal contact layer (237) filled in the metal contact holes (241) for contacting respective source and body regions (225, 220); a first barrier metal layer (255) formed on the sidewalls and bottoms of the metal contact holes (241) in direct contact with respective source and body regions (225, 220); a second barrier metal layer (256) formed on the insulating layer (230); and a copper metal layer (260) formed on the second barrier layer (256) connected to respective source and body regions (225, 220) through the metal contact layer (237), forming metal connections of the MOSFET.
 2. The trench MOSFET according to claim 1, wherein the epi layer (205) is an N-type doping epi layer, and the substrate (200) is a heavily-doped N-type substrate for the N-channel MOSFET.
 3. The trench MOSFET according to claim 1, wherein the epi layer (205) is a P-type doping epi layer, and the substrate (200) is a heavily-doped P-type substrate for the P-channel MOSFET.
 4. The trench MOSFET according to claim 1, wherein the insulating layer (230) is made of silicon dioxide layer.
 5. The trench MOSFET according to claim 1, wherein the first barrier metal layer (255) is formed by depositing Ti or Ta metal first, and then depositing TiN or TaN material.
 6. The trench MOSFET according to claim 1, wherein the second barrier metal layer (256) is formed by depositing Ta metal, or formed by depositing Ta then TaN material.
 7. The trench MOSFET according to claim 1, wherein the gate oxide layer (210) in the trenches (206) is single oxide of which oxide thickness is uniform along the sidewalls and bottoms of the trenches (206).
 8. The trench MOSFET according to claim 1, wherein the gate oxide layer (210) at the bottoms of the trenches (206) has a larger thickness than that (210) at the sidewalls of the trenches (206) so as to reduce the capacitance of the gate oxide layer (210).
 9. The trench MOSFET according to claim 1, further comprising the following steps: a plurality of heavily-doped regions (221) disposed at the bottoms of the metal contact holes (241).
 10. A method for manufacturing a trench MOSFET, comprising: providing an epi layer (205) on a heavily-doped substrate (200); forming a plurality of trenches (206) in the epi layer (205); covering a gate oxide layer (210) on the sidewalls and bottoms of the trenches (206); forming a conductive layer (215) in the trenches (206) to be used as a gate of MOSFET; forming a plurality of source and body regions (225, 220) in the epi layer (205); forming an insulating layer (230) on the epi layer (205); forming a plurality of metal contact holes (241) in the insulating layer (230) connected to respective source regions (225); forming a metal contact layer (237) filled in the metal contact holes (241) and forming a first barrier metal layer (255) on the sidewalls and bottoms of the metal contact holes (241) in direct contact with respective source and body regions (225, 220) forming a second barrier metal layer (256) on the insulating layer (230); and forming a copper metal layer (260) on the second barrier metal layer (256) connected to respective source and body regions (225, 220) through the metal contact layer (237), forming metal connections of the MOSFET.
 11. The method according to claim 10, wherein the epi layer (205) is an N-type doping epi layer, and the substrate (200) is a heavily-doped N-type substrate for the N-channel MOSFET.
 12. The method according to claim 10, wherein the epi layer (205) is a P-type doping epi layer, and the substrate (200) is a heavily-doped P-type substrate for the P-channel MOSFET.
 13. The method according to claim 10, wherein the insulating layer (230) is made of silicon dioxide layer.
 14. The method according to claim 10, wherein the first barrier metal layer (255) is formed by depositing Ti or Ta metal first, and then depositing TiN or TaN material.
 15. The method according to claim 10, wherein the second barrier metal layer (256) is formed by depositing Ta metal, or formed by depositing Ta then TaN material.
 16. The method according to claim 10, wherein the gate oxide layer (210) in the trenches (206) is single oxide of which oxide thickness is uniform along the sidewalls and bottoms of the trenches (206).
 17. The method according to claim 10, wherein the gate oxide layer (210) at the bottoms of the trenches (206) has a larger thickness than that (210) at the sidewalls of the trenches (206) so as to reduce the capacitance of the gate oxide layer (210).
 18. The method according to claim 10, further comprising the following step: forming a plurality of heavily-doped regions (221) disposed at the bottoms of the metal contact holes (241). 